Vidwan-ID : 201293



  • Ms Palasri Dhar

  • Assistant Professor
  • Guru Nanak Institute of Technology, Kolkata
Publications 2014 - 2024

Publications

  • 12
    Journal Articles
  • 1
    Book
  • 2
    Conference
    Proceedings
  • 1
    INPROCEEDINGS
  • 1
    Projects

Citations / H-Index

5 Citations
1 h-index
6 Citations

Google Scholar

Co-author Network


Expertise

Electrical and Electronic Engineering

VLSI ,MICROELCTRONICS ,biosensors .

Personal Information

Ms Palasri Dhar

Female
BANKIM BHAVAN Guru Nanak Institute of Technology, 157/F, Nilgunj Rd, Sahid Colony, Panihati
Kolkata, West Bengal, India - 700114


Experience

  • Assistant Professor

    Department of Electronics and Communication Engineering

    Guru Nanak Institute of Technology, Kolkata


Qualification

  • M.TECH

    West Bengal University of Technology


Honours and Awards

2024

NPTEL TOPPER

NPTEL

2022

JIS SAMMAN 2022

JIS GROUP

2021

JIS SAMMAN 2021

JIS GROUP

Read More
2024

NPTEL TOPPER

NPTEL

2022

JIS SAMMAN 2022

JIS GROUP

2021

JIS SAMMAN 2021

JIS GROUP

2020

BEST LOGO IN NEAT PORTAL

MHRD ,GOVT OF INDIA

2017

KRITI AWARD - MENTORSHIP

JIS

2015

kRITI AWARD

JIS GROUP

Read Less

Membership In Professional Bodies

2021

Nikhil Bharat Shiksha Parisad

HONORARY

2020

DIGITAL MEDIA

CO-ORDINATOR

2019

IE

PROFESSIONAL

Read More
2021

Nikhil Bharat Shiksha Parisad

HONORARY

2020

DIGITAL MEDIA

CO-ORDINATOR

2019

IE

PROFESSIONAL

2018

DIGITAL MARKETING

CO ORDINATOR

2014

IEEE

PROFESSIONAL

Read Less

Membership In Committees

2020

Institution Innovation Council, Guru Nanak Institute of Technology

member

2020

PALASRI DHAR

ASSISTANT PROFESSOR

2019

IIC cell

MEMBER

2020

Institution Innovation Council, Guru Nanak Institute of Technology

member

2020

PALASRI DHAR

ASSISTANT PROFESSOR

2019

IIC cell

MEMBER

Read Less

Research Projects

Title-Mobility Analysis and Modelling of noise in sub-micron 3D Surrounded Gate MOS device

Funding Agency : UGC

Title-Mobility Analysis and Modelling of noise in sub-micron 3D Surrounded Gate MOS device

Funding Agency : UGC

Read Less

Patents




Read More




Read Less